IJCCE 2013 Vol.2(5): 547-550 ISSN: 2010-3743
DOI: 10.7763/IJCCE.2013.V2.246
DOI: 10.7763/IJCCE.2013.V2.246
Design of High Speed -Low Power-High Accurate (HS-LP-HA) Adder
Muddapu Parvathi, N. Vasantha, and K. Satya Prasad
Abstract—In modern VLSI technology the speed and power would always be a trade off. In contrast to that the proposed design gives better technique in improving the speed of computation with high accuracy when compared with conventional adders. And also the implementation gives low power results with better performance. Using the available VLSI design techniques and emerging concepts the high speed low power high accurate (HS-LP-HA) Adder is proposed. The proposed HS-LP-HA adder is capable to give near accurate value along with much low power consumption when compared with conventional adder. Hence also improved power delay product. The proposed HS-LP-HA adder finds its applications in signal processing for communications, control of systems, biomedical signal processing and seismic data processing in all which the minute percentage of error is tolerable.
Index Terms—HS-LP-HA adder, speed, low power, accuracy, signal processing, percentage of error.
Muddapu Parvathi is with the Electronics and Communication Engineering Department in Malla Reddy Institute of Technology and Science, Secunderabad, Andhra Pradesh, India, (e-mail: bendalamieee@ gmail.com).
N. Vasantha is with Information Technology Department in Vasavi College of Engineering, Andhra Pradesh, India.
K. Satya Prasad is with the Electronics and Communication Engineering Department, JNTUK, Kakinada, Andhra Pradesh, India.
Index Terms—HS-LP-HA adder, speed, low power, accuracy, signal processing, percentage of error.
Muddapu Parvathi is with the Electronics and Communication Engineering Department in Malla Reddy Institute of Technology and Science, Secunderabad, Andhra Pradesh, India, (e-mail: bendalamieee@ gmail.com).
N. Vasantha is with Information Technology Department in Vasavi College of Engineering, Andhra Pradesh, India.
K. Satya Prasad is with the Electronics and Communication Engineering Department, JNTUK, Kakinada, Andhra Pradesh, India.
Cite:Muddapu Parvathi, N. Vasantha, and K. Satya Prasad, "Design of High Speed -Low Power-High Accurate (HS-LP-HA) Adder," International Journal of Computer and Communication Engineering vol. 2, no. 5, pp. 547-550, 2013.
General Information
ISSN: 2010-3743 (Online)
Abbreviated Title: Int. J. Comput. Commun. Eng.
Frequency: Quarterly
DOI: 10.17706/IJCCE
Editor-in-Chief: Dr. Maode Ma
Abstracting/ Indexing: INSPEC, CNKI, Google Scholar, Crossref, EBSCO, ProQuest, and Electronic Journals Library
E-mail: ijcce@iap.org
-
Dec 29, 2021 News!
IJCCE Vol. 10, No. 1 - Vol. 10, No. 2 have been indexed by Inspec, created by the Institution of Engineering and Tech.! [Click]
-
Mar 17, 2022 News!
IJCCE Vol.11, No.2 is published with online version! [Click]
-
Dec 29, 2021 News!
The dois of published papers in Vol. 9, No. 3 - Vol. 10, No. 4 have been validated by Crossref.
-
Dec 29, 2021 News!
IJCCE Vol.11, No.1 is published with online version! [Click]
-
Sep 16, 2021 News!
IJCCE Vol.10, No.4 is published with online version! [Click]
- Read more>>